ABSTRACT This paper presents an input-series-output-series modular multilevel dc transformer (ISOS-M2DCT) with an inter-module arithmetic phase interleaving control (IAPIC) for high-voltage dc transmission and medium-voltage dc distribution application. The presented ISOS-M2DCT has several advantages over conventional dual active bridge (DAB)-based dc transformer (DAB-DCT) and M2DCTs. It possesses a higher power capacity, a dc fault tolerant superiority, and a higher power factor in heavy load than DAB-DCT; it simplifies the manufacturing of ac link transformers and averts the problem of circulating currents among different modules compared with M2DCTs. The introduced IAPIC is able to cut down the dc ripples without any rise in volume of passive elements, thereby making it easier to realize the compact design of ISOS-M2DCT. In this paper, the topology, operation principle, modulation strategy, basic control scheme, power characterization, the generating mechanism of dc ripples, and the IAPIC scheme are proposed and analyzed successively. Finally, an ISOS-M2DCT prototype is built, and the proposed method is verified by simulation and experimental results.
I. INTRODUCTION
In dc grid system with high voltage dc (HVDC) transmission and medium voltage dc (MVDC) distribution grid, high power dc transformer (DCT) is anticipated to play a vital role of dc voltage matching, implementing as intermediate facilities connected with renewable energy sources, and providing galvanic isolation to prevent penetration of overvoltage or overcurrent during a dc fault [1] . Therefore DCTs with high power capacity, high efficiency and high reliability are required to accomplish the configuration and implementation of dc grid.
In order to meet the high power and high voltage requirement of dc grid, various types of DCT topologies have been introduced in earlier research [2] . A commonly prominent DCT for dc grid systems is dual active bridge (DAB) structure, and its characteristics such as topology, power characterization, and variable phase-shift control methods have been discussed [3] . Because of the power capacity limitation of DAB's switching devices, series connected IGBTs have to be used in order to increase the power capacity of DAB-DCT. However, voltage sharing of series switching devices connection is required. And with the increase of dc voltage, high du/dt on ac transformer between primary and secondary sides imposes restriction on DAB-DCT's application to dc voltage of which maximum reaches only ±200kV [2] . With the demand of scalability to higher voltage and higher power, the DCT with multi-module structures based on DAB emerged and has been a promising scheme for dc grid because of increased power capacity as total power is distributed among multiple modules [4] . But it suffers a large overcurrent when dc faults occur due to discharge of its concentrated dc link capacitors [5] .
On account of its improved scalability, flexibility and reliability, the modular multilevel converter (MMC) [6] has been a prior selection for high voltage and high power energy conversion between dc and ac links since its introduction over the last decade, such as HVDC, wind power transmission, photovoltaic (PV) and power electronic transformer (PET) [7] , [8] . Moreover, due to its distributed submodule capacitors do not contribute to dc fault current when all the driving pulses are locked, the MMC based modular multilevel DCT (M2DCT) has an enhanced dc fault blocking capability as the risk of an overcurrent is reduced. As a consequence, the M2DCT comprised of a F2F (front-to-front) connection is preferably adopted in the future dc grid systems. A number of different M2DCT topologies are introduced in previous literature with their advantages and disadvantages analyzed [9] - [12] . However, a single isolation transformer in ac link between primary and secondary sides is set in most of those topologies, leading to restrictions on power capacity and difficulties in manufacturing of the ac transformers. References [13] and [14] introduced several M2DCTs comprised of multiple transformers, therefore those topologies have the superiority in the aspect of power capacity and manufacturing of the ac transformers is simplified. However, those topologies with output-parallel structure, has the problem that circulating currents exist among the modules in the outputparalleled side because the interleaved phase angles lead to asynchrony of phases of modulation waves, therefore the reliability of those M2DCTs is weakened.
The reduction of overall footprint and weight of the M2DCT is needed to meet the demand of integration and compact design in the trend of development of future dc grid. In order to achieve this aim, compared to low-frequency operation, medium-frequency operations are used to reduce the volume of passive components such as ac transformers, arm inductors and submodule capacitors [10] . In [13] and [14] high-frequency isolation links are implemented to accomplish smaller footprint of M2DCT with further reduction of the volume of passive components, but losses in the semiconductor devices are higher thus soft-switching operation is necessary which complicates the overall control scheme. Therefore medium-frequency operation is a preferred option as a compromise between the volume and losses. In addition, a number of M2DCTs are formed by single-phase MMC and full-bridge structures, however double line-frequency circulating currents in the single-phase MMC with two phase legs flow into dc link, resulting in dc current ripple; and voltage ripples occur in the full-bridge dc voltage, both of which cause the decrease of reliability of M2DCTs. It is evidently that the ripples can be suppressed by the means of increasing the MMC arm inductances and full-bridge capacitances, but also leading to the increase of size and weight of those passive elements, which is disadvantageous for the compact design of M2DCT.
In consideration of the issues above, a novel input-seriesoutput-series modular multilevel dc transformer (ISOS-M2DCT) operated under medium-frequency condition for HVDC or MVDC application with an inter-module arithmetic phase interleaving control (IAPIC) is proposed in this paper. This paper is organized as follows. In Section II, the topology of ISOS-M2DCT is introduced briefly, an equivalent model of each module is given and the phase-shift operation principle of the ISOS-M2DCT is presented. In Section III, the modulation method and basic control method are proposed, which guarantees the ISOS-M2DCT works in medium-frequency condition and converts dc voltage and power successfully. In Section IV, power characterization of ISOS-M2DCT and power factor comparison of ISOS-M2DCT and traditional DAB-DCT are given. In Section V, the mechanism of production of dc current ripple and dc voltage ripples are analyzed, and IAPIC method is proposed to reduce the dc ripples, which is beneficial to the compact design of ISOS-M2DCT. Simulation results and experimental verification are presented and analyzed in Section VI.
II. TOPOLOGY AND OPERATION PRINCIPLE OF ISOS-M2DCT
A. TOPOLOGY OF ISOS-M2DCT Fig. 1(a) shows the overall topology of proposed ISOS-M2DCT, which has an input-series-output-series (ISOS) overall structure including N modules, HVDC/MVDC1 link interface, and MVDC2 link interface. Each module has a F2F dc conversion structure, with a single-phase MMC structure with two phase legs in primary-side, a full-bridge in secondary-side and a medium-frequency isolation transformer T with conversion ratio K T . Each MMC arm is consisted of n submodules and a series-connected arm inductor L p , and every MMC employs half-bridge submodules as Fig. 1(b) . The overall ISOS structure and MMC structure inside of each module ensure that ISOS-M2DCT is scalable to different voltage levels. In addition, the MMC structure guarantees greater dc fault tolerance, and the problem of possible circulating currents among the modules is avoided by the overall ISOS structure.
As this proposed ISOS-M2DCT employs a series of ac isolation transformers rather than a single transformer, the voltage level and power capacity of each individual transformer reduce, which lower the difficulty of manufacturing and overall cost. And the medium operation frequency is set to obtain a compromise between the smaller footprint and lower losses of ISOS-M2DCT.
In Fig. 1 
B. OPERATION PRINCIPLE OF ISOS-M2DCT
As the novel proposed ISOS-M2DCT has an ISOS overall structure and corresponding component parameters in different modules are the same, therefore operation principle of a single module is analyzed as an example follows.
An equivalent circuit of module i is shown in Fig.2 , where L T summarizes the leakage inductance of the primary and the secondary side of transformer T.
In the modulation of primary-side MMC in module i, similar to modulation of full-bridge converter, submodules in the upper and lower arms inside either phase leg have complementary switching states, and submodules in opposed arm branches have the same switching states, therefore the voltage and current are identical in opposed arm branches as Considering KVL in loop x, (1) and KCL in Fig.2, u Mi can be expressed as
While considering loop y, u Mi can be also expressed as
From (2) and (3), we have
Therefore the equivalent model of module i in ISOS-M2DCT can be depicted as Fig. 3 , where u pi represents primary-side MMC ac line-to-line voltage without voltage drop on L p , the secondary-side full-bridge ac line-to-line voltage u Hi is referred to the primary side as u si , L tot represents the total inductance in the equivalent model, and we have
If only the fundamental frequency component of ac quantities is considered, u pi and u si can be expressed as
where U pi and U si are the amplitudes of u pi and u si , respectively; and δ i is the phase-shift angle between u pi and u si . So the active fundamental power P i_1 transported by module i and P sum_1 transported by ISOS-M2DCT are
therefore the power P i_1 and P sum_1 can be controlled by adjusting the phase-shift angle δ i . VOLUME 6, 2018 
III. MODULATION AND CONTROL METHOD OF ISOS-M2DCT A. MODULATION METHOD OF ISOS-M2DCT
The reference values of arm voltages u uai_ref , u lai_ref , u ubi_ref , and u lbi_ref in module i are set in (9), where u a_ref and u b_ref represent reference values of ac voltage of phase a and b, and M p represents modulation index of primary-side MMC.
For the primary-side MMC modulation, as the ISOS-M2DCT set the fundamental frequency f ac in ac link as medium-frequency from several hundred to 1kHz, which is much larger than 50Hz/60Hz ac frequency of MMC-HVDC, high switching frequency PWM modulation strategies such as carrier-phase-shifted PWM (CPSPWM) and carrier-phasedisposition-PWM (CPDPWM) are not suited for application because of higher switching losses. Fig. 4 shows the modulation scheme of ISOS-M2DCT. In order to decrease switching losses, the low switching frequency nearest level modulation (NLM) strategy [15] is applied in primary-side MMC in each module (M p = 1), therefore u uai , u lai , u ubi , u lbi and u pi are all n + 1 level voltages. For the secondary-side full-bridge modulation, a square-wave modulation is applied, and each full-bridge generates 50% duty ratio square voltage u Hi . The fundamental period T ac = 1/f ac in ac link, phase-shift angle δ i and ac current i pi are also shown in Fig. 4 .
B. BASIC CONTROL METHOD OF ISOS-M2DCT
According to the analysis above, phase-shift control can be used to accomplish power transmission of each module and ISOS-M2DCT. Moreover, as the novel proposed ISOS-M2DCT has an input-series-output-series overall structure, additional control loop is needed to ensure input voltage sharing (IVS) and output voltage sharing (OVS) [16] among all the constituent modules. Fig. 5 gives a basic control method of ISOS-M2DCT. The MVDC2 link voltage regulator takes the difference value between reference value U dc2_ref and sampled value U dc2 to Proportional-Integral (PI) controller. The output of PI controller subtracts the outputs of input/output voltages sharing control loop [17] , which takes the difference value between input reference value U dc1 /N and sampled value U in_i to PI controllers, to get phase-shift angle values δ 1 ∼ δ N of each module. Then the square-wave modulator will generate driving pulses S i1 ∼S i4 for each full-bridge; the NLM modulator with submodule voltages balancing strategy will generate driving pulses S ixy1 ∼ S ixy2 for each MMC submodule.
IV. POWER CHARACTERIZATION OF ISOS-M2DCT
As IVS, OVS in ISOS-M2DCT and balance of submodule capacitor voltages of MMC have to be accomplished, we have
Moreover, as IVS and OVS are attained, and corresponding circuit component parameters in different modules are the same, we have
According to transformation of NLM and square-wave modulation based on Fourier series, u pi and u si can be expressed as
where ω = 2πf ac . Primary-side ac current i pi can be calculated from Fig. 3 as follows
where
So we have
Considering the steady state, as i pi flows across the inductor L p , therefore the average value of the i pi over one switching period is 0. And according to the symmetry in one switching cycle, it can be derived that
From (13)∼ (16), it can be derived that
Therefore the active power of each module can be derived as 2 nN 2 ωL tot k=1,3,5,. ..
The apparent power of each module can be derived as
The reactive power of each module is
The detailed calculation process of (13), (18) and (19) are illustrated in the appendix.
The whole active, apparent and reactive power of ISOS-
The power factor of ISOS-M2DCT is
From (21) and (22), the power characterization of ISOS-M2DCT is given in Fig. 6 and Fig. 7 , where n = 4, N = 2, and all of power components are normalized with maximum value of P sum_1 , which is the fundamental component of the whole active power P sum . The voltage conversion ratio is VOLUME 6, 2018 
. It can be observed that active power components are symmetric around π/2, and P sum mainly consists of P sum_1 . The reactive power Q sum rises, or first rises then reduces with δ increasing when τ differs. Fig. 7 shows the power factor comparison of DAB-DCT [3] and ISOS-M2DCT. It is clear to see that the power factor of ISOS-M2DCT is higher than that of DAB-DCT when δ is close to π/2, or ISOS-M2DCT in heavy load condition.
V. INTER-MODULE ARITHMETIC PHASE INTERLEAVING CONTROL A. DC CURRENT RIPPLE SUPPRESSION OF MMC SIDE
Circulating currents exist in MMC arms because of submodule capacitor voltage variation, and it is concluded that the circulating current consists of a dc component which is necessary for energy conversion and even order harmonics in which the second order harmonic is dominant [18] . Therefore, the intrinsic problem of double line-frequency circulating current needs to be solved as the circulating currents lead to distortion of arm currents and increase in converter losses. Moreover, as the structure of ISOS-M2DCT contains single-phase MMC with two phase legs, different from threephase MMC system, the circulating currents characterization is analyzed briefly as follows.
According to [18] and [19] , the relationship between circulating current and arm currents of either phase leg in module i can be expressed as
From (1) and (23), we have
The double line-frequency circulating current can be considered as being generated by the excitation source [24] . Fig. 8 shows the circulating current equivalent model of MMC-side. u 2f_pi represents the voltage of the double linefrequency excitation source of each MMC phase in module i. If ISOS-M2DCT is operated under basic control in Fig. 5 , where modulation wave of each MMC in primary-side has the same initial phase δ p = 0, and considering (10), (24) and symmetry of the circuit of ISOS-M2DCT, it is obvious that
therefore the circulating current i CIRp which flows into dc input link is expressed as (26) and its current path is depicted in Fig. 8 .
Equation (24)∼ (26) shows that this proposed ISOS-M2DCT which owns a single-phase MMC structure with two phase legs in primary-side, unlike three-phase MMC system whose circulating currents flow among phase legs, has a characteristic that its circulating currents flow between each phase leg and dc input link. Therefore the circulating currents i CIRp result in ripple of HVDC/MVDC1 link current I dc1 , and the second-order harmonic predominates in the ripple. Obviously that dc current ripple has a negative influence on reliability of ISOS-M2DCT.
To reduce the second-order dc current ripple, circulating currents in phase legs of ISOS-M2DCT have to be suppressed. According to previous research, a number of circulating current suppressing methods based on PI, Proportional-Resonant (PR), repetitive or predictive controllers have been emerged [19] - [23] , which makes the overall control scheme more sophisticated. Another way to reduce that ripple is to increase the arm inductance of L p in MMC side, however making it more difficult for the compact design of ISOS-M2DCT. From the specific structure of proposed ISOS-M2DCT, a simple and effective IAPIC method is given as follows to suppress the second-order dc current ripple without any complex control scheme or rise of arm inductances.
Control of ISOS-M2DCT with IAPIC is shown in Fig. 9 , where θ p_1 , θ p_2 , . . . , θ p_N , initial phases of MMC modulation wave in every module, are interleaved by π/N and set as
therefore θ p_1 , θ p_2 , . . . , θ p_N form an arithmetic sequence whose common difference is π/N . Suppose u 2f_p1 as
where U 2f_p and ϕ p1 represents the amplitude and the initial phase of u 2f_p1 respectively. From (25) and (27) it is obvious that under control with IAPIC u 2f_pi can be expressed as From (30) and the structure of circulating current equivalent model in Fig. 8 , second-order dc current ripple caused by circulating currents i CIRp and i CIRp_i (i = 1, 2, . . . , N ) is eliminated because the sum of voltages of all the double linefrequency excitation sources is zero.
B. INFLUENCE ON DC RIPPLE VOLTAGES OF FULL-BRIDGE SIDE
Compared with basic control, control with IAPIC not only changes the initial phases of primary-side MMCs, but also changes the initial phases of secondary-side full-bridges, therefore the influence on full-bridge side by IAPIC has to be analyzed.
As a square-wave modulation is used in full-bridge side, when u Hi > 0, i co_i = i si = K T i pi ; when u Hi < 0, i co_i = −i si = −K T i pi . Waveforms of u Hi , i si and i co_i are shown in Fig. 11 , where we have
From (31) it is known that the fundamental frequency of i co_i is 2f ac , according to Fourier series analysis of i co_i , it consists of a dc component whose value is I dc2 , and harmonic components whose sum is i C_i and orders are 2f ac , 4f ac , 6f ac . . ., etc. Therefore i C_i consists of only even order components considering the fundamental frequency as f ac . And we have
therefore U out_i is composed of a dc component and even order ripples. Suppose that
where U dc_si represents the dc component and u 2kf_si represents the voltage of the 2kth (k = 1, 2, . . .) order component ripple voltage of U out_i . Fig. 12 shows the equivalent model of output voltages of the modules in full-bridge side. Under basic control in Fig. 5 , as the initial phase of each modulation wave of the full-bridge in secondary-side is (10), (11) and symmetry of the ISOS-M2DCT structure, we have
therefore U dc2 , the MVDC2 link voltage of ISOS-M2DCT, is composed of not only dc component, but also even order ripples, which reduces the reliability of ISOS-M2DCT as well as circulating current in dc input link. Those ripples can be reduced by increasing the capacitance of C H in fullbridge side, which has a negative effect on compact design of ISOS-M2DCT. The proposed IAPIC method is able to reduce the even order voltage ripples without rise of fullbridge capacitance, which is analyzed as follows. Under control with IAPIC in Fig. 9 and considering (11), where θ s_1 , θ s_2 , . . . , θ s_N , initial phases of full-bridge modulation wave in every module, are set as
therefore θ s_1 , θ s_2 , . . . , θ s_N form an arithmetic sequence whose common difference is π/N . Suppose u 2f_s1 as
where U 2kf_s and ϕ 2kf_s1 represents the amplitude and the initial phase of u 2kf_s1 respectively. From (34) and (35), under control with IAPIC u 2kf_si can be expressed as 
From (36), (38) and (39) it is obvious that under control with IAPIC, ripple voltages of which orders are integral numbers of 2N , remain the same as those under basic control; while the rest of even order ripple voltages are eliminated.
In conclusion, dc current ripple and dc voltage ripples are both suppressed using IAPIC, as a result higher reliability of ISOS-M2DCT is achieved, and MMC arm inductors and fullbridge capacitors with lower inductances and capacitances can be employed, thus the size and weight of those passive VOLUME 6, 2018 elements are reduced and compact design of ISOS-M2DCT is more easily to be reached. 
VI. SIMULATION AND EXPERIMENTAL VERIFICATION A. SIMULATION RESULTS
In order to demonstrate the performance of proposed ISOS-M2DCT and IAPIC above, an ISOS-M2DCT model has been simulated using MATLAB/Simulink and all the parameters are listed in Table. I. In this simulation, reference value of MVDC2 link voltage U dc2_ref is set as 35V and a load step is produced at a time instant t = 0.5s and the rated output power increases from 98W to 196W. Simulation results are shown in Fig. 14 and Fig. 15 . Fig. 14 exhibits the simulation results of voltage and power conversions under basic control. Fig. 14(a) shows that the MVDC2 link voltage U dc2 is regulated at U dc2_ref = 35V and the steady state is recovered within 30ms after the load step. Fig. 14(b) and Fig. 14(c) shows that basic control keeps both input voltages of the modules U in_1 and U in_2 at the value of U dc1 /N = 40V, and both output voltages of the modules U out_1 and U out_2 at the value of U dc2_ref /N = 17.5V, therefore IVS and OVS are achieved according to (10) . Submodule voltages U 111 ∼U 112 , U 121 ∼U 122 , U 211 ∼U 212 and U 221 ∼U 222 of phase a in both modules are depicted in Fig. 14(d) , from which it is clear to see that they keep balanced all the time. AC quantities at the level of ac transformer are shown in Fig. 14(e) , where phase-shift δ 1 and δ 2 are almost the same, which coincides with (11) . The simulation results shown above indicates that DC voltage conversion and power transmission of ISOS-M2DCT operate in good condition. Fig. 15 shows the comparison of simulation results between basic control and control with IAPIC. According to (27), after IAPIC is applied, initial phases of each MMC modulation waves are set as θ p_1 = 0, θ p_2 = π/2. Therefore initial phases of each full-bridge modulation waves are set as θ s_1 = -δ 1 , θ s_2 = π/2 − δ 2 , which is exhibited in Fig. 15(a) . Arm currents and circulating current of phase a in module 1 under basic control and control with IAPIC are exhibited in Fig. 15(b) and Fig. 15(c) , respectively. It can be seen that the peak-to-peak value of circulating current i cirp_1 drops significantly under control with IAPIC, meanwhile the original double line-frequency ripple is removed so quadruple line-frequency ripple of low amplitude becomes predominant now. Fig. 15(d) exhibits HVDC/MVDC1 link current I dc1 with circulating current i cirp , it can be observed that i cirp is twice of i cirp_1 shown in Fig. 15(b) and Fig. 15(c) , which coincides with (26). With the effect of IAPIC, the peak-topeak value of i cirp reduces from 1.50A to 0.41A (reduces by 72.7%) before the load step and from 1.26A to 0.42A (reduces by 66.7%) after the load step, respectively.
Furthermore, dc MVDC2 link voltage U dc2 are also shown in Fig. 15(e) , it is clear to see that under basic control 2nd and 4th ripples exist, and after IAPIC enables 2nd order ripple disappears while 4th order and 8th order ripples still exist. The peak to peak value of dc ripple voltage of U dc2 reduces from 4.0V to 1.75V (reduces by 56.25%) before the load step and from 4.1V to 1.71V (reduces by 58.3%) after the load step, respectively. Moreover, according to FFT analysis of U dc2 shown in Fig. 15(f) , which depicts magnitude of 2nd to 18th even order harmonics, that 2nd, 6th, 10th, 14th and 18th harmonics are almost eliminated after IAPIC enables, while 4th, 8th, 12th and 16th harmonics keeps nearly the same as those under basic control. From Fig. 15(e) and Fig. 15(f) it is known that IAPIC significantly reduces U dc2 ripple voltages whose orders are integral numbers of 2N . VOLUME 6, 2018 According to the simulation results shown by Fig. 15 , the correctness of the conclusion at the end of section V, that IAPIC is able to eliminate second-order frequency dc current ripple and dc voltage ripples of which orders are integral numbers of 2N , is proved.
B. EXPERIMENTAL RESULTS
To further verify the theoretical analysis and simulation above, an ISOS-M2DCT prototype based on MOSFET devices and dSPACE 1103 is built as shown in Fig. 16 , and the experimental parameters are the same with Tab. I.
In the experiment, reference value of MVDC2 link voltage U dc2_ref is set as 27V and a load step is produced and the rated output power increases from 58W to 83W. Experiment results are shown in Fig. 17 and Fig. 18 .
Experimental results under basic control are given in Fig. 17 . From Fig. 17(a) it is shown that U dc2 is regulated at U dc2_ref = 27V, after the load step U dc2 is hardly affected and I dc2 rises. From Fig. 17 (b)∼(c), U in_1 and U in_2 are regulated at U dc1 /N = 40V, U out_1 and U out_2 are regulated at U dc2_ref /N = 13.5V, and submodule voltages U 111 , U 112 , U 121 , U 122 of phase a in module 1 are regulated at U in_1 /n = 20V. Fig. 17(d) shows the phase-shift between u pi and u si , which coincides with Fig. 14(e) . It is obvious that dc voltage conversion, IVS, OVS and submodule capacitor voltages balancing are achieved so ISOS-M2DCT operates fine.
Experimental results under control with IAPIC are given in Fig. 18 . Fig. 18(a) shows the phase interleaving between the two modules, which coincides with Fig. 15(a) . Comparison of dc ripples under different control schemes are exhibited in Fig. 18(b)∼(c) , it is obvious that IAPIC is able to reduce the second-order ripple of dc current and ripples of dc voltage by approximately 1/2. Therefore, the effectiveness of IAPIC is proved.
VII. CONCLUSION
In this paper, an input-series-output-series modular multilevel dc transformer (ISOS-M2DCT) is proposed. Its topology, operation principle, modulation strategy, basic control method and power characterization are presented subsequently. Compared with DAB-DCT, the ISOS-M2DCT has a higher power capacity due to its MMC structure and overall ISOS structure; it has a better dc fault tolerant capability due to distributed capacitors in HVDC/MVDC1 side; it has a higher power factor in heavy load. Compared with other M2DCTs, it lowers the degree of difficulty in manufacturing the ac transformer due to multiple transformers are employed rather than a single one across ac link; it has higher reliability because it does not generate circulating currents among the constituent modules due to its ISOS structure. Additionally, this paper also presents an inter-module arithmetic phase interleaving control (IAPIC). Under IAPIC dc ripples can be decreased effectively without increasing MMC arm inductances and full-bridge capacitances. So those passive elements can be customized to a smaller volume under medium-frequency, which is conducive to the compact design of ISOS-M2DCT. Simulation results and experimental verification are exhibited at last to certify the fine performance of ISOS-M2DCT and IAPIC. 
